

Patent Abstracts of Japan

PUBLICATION NUMBER : 09166649
PUBLICATION DATE : 24-06-97


APPLICATION DATE : 13-12-95
APPLICATION NUMBER : 07346717

APPLICANT : ADVANTEST CORP;

INVENTOR : TAKIZAWA SHIGEKI;

INT.CL : G01R 31/319

TITLE : I/O PIN MEASURING METHOD IN IC TEST SYSTEM



ABSTRACT : PROBLEM TO BE SOLVED: To detect the transition edge of output pulse from a DUT(device under test) and the high Impedance state of the DUT.

SOLUTION: In order to quicken the settling to a termination voltage by discharging the I/O line of an I/O pin measuring circuit quickly, a VTT termination circuit is connected with the I/O line at a high speed and then they are disconnected. When the transition edge of output pulse from a DUT is detected, step 13 is performed in the way of sequential execution from measuring step 11 to step 17 and a measuring step 131, which makes a control.VTT termination signal high level and then low level after interruption of output from a driver, is provided between measuring steps 13, 14 as a control means. Means for detecting the transition edge of output pulse from the DUT and the high impedance state thereof is also provided.

COPYRIGHT: (C) JPO